# Index- Computer Organization and Architecture

<u>Sl.No.</u>	<u>Name of the Topic</u>
1.	Co Introduction
2.	Memory Interface
3.	Storage Manager
4.	Addressing Modes
5.	DMA
6.	Instruction Pipelining
7.	Data & Control Modes

#### Common Data for Q1 Q2 and Q3 is given below

Consider a machine a 2-way set associative data cache of size 64 kbytes and block size 16 bytes. The cache is managed using 32 bit virtual addressed and the page size is 4 Kbytes. A program to be run on this machine begins as follows. double APR[1024] [1024] int i,j; /\*initalize array APR to 0.0\*/ for [i=0; i <1024; i++) for (j=0; k <1024;j++ ARR [i][j]=0.0; The size of double 8 bytes. Array APR is in memory starting at the beginning of virtual page 0 x FF000 and stored in row major order. The cache is initially empty and no pre-fetching is done. The only data memory references made by the program are those to array APR... <sup>1)</sup>The total size of the tags in the cache directory is 2 Marks GATE-CSE/IT-2008,GATE-CSE/IT-2008,GATE-CSE/IT-2008,GATE-CSE/IT-2008() [A] 32kbits [B]34kbits [C]64kbits [D]68kbits <sup>2)</sup>Which of the following array elements has the same cache index as APR[0] [0]? 2 Marks GATE-CSE/IT-2008( ) [A]APR[0][4] [B]APR[4] [0] [C]ARR[0][5] [D]APR[5][0] <sup>3)</sup>The cache hit ratio for this initialization loop is 2 Marks GATE-CSE/IT-2008,GATE-CSE/IT-2008( ) [A]0% [B] 25% [C]50% [D]75% Common Data for Q4 and Q5 is given below Consider a machine with a byte addressable main memory of 2<sup>16</sup> bytes. Assume that a direct mapped data cache consisting of 32 lines of 64 bytes each is used in the system. A 50 x 50 two-dimensional array of bytes is stored in the main memory starting from memory location 1100

H. Assume that the data cache is initially empty. The complete array is accessed twice. Assume that the contents of the data cache do not change in between the two accesses.

2 Marks GATE-CSE/IT-2007()

<sup>4)</sup> How many data cache misses will occur in total?

[A]40	[B]50
[C]56	[D]59

<sup>5)</sup> Which of the following lines of the data cache will be replaced by new blocks in accessing the array <sup>2</sup> Marks GATE-CSE/IT-2007, GAT

	Common Data for Q7 and Q6 is given below
[C]line 0 to line 7	[D]line 0 to line 8
[A] line 4 to line 1 1	[B] line 4 to line 12

A CPU has a 32 KB direct mapped cache with 128-byte block size. Suppose A is a two dimensional array of size  $512 \times 512$  with elements that occupy 8-bytes each/ Consider the following two C code segments, P1 and P2. P1: for (i=0; i < 512; i++){ for (j=0; j < 512; j++){ x + = A[i][i];} } P2: for (i=0; i < 512; i++){ for (j=0; j < 512; j++) {  ${x + = A[j] [i];}$ } P1 and P2 are executed independently with the same initial state, namely, the array A is not in the cache and i,j, x are in registers. Let the number of cache misses experienced by P1 be  $M_1$  and that for P2 be  $M_2$ . <sup>6)</sup>The value of M<sub>1</sub> is 2 Marks GATE-CSE/IT-2006( ) [A]0 [B]2048 [C]16384 [D]262144 <sup>7)</sup> The value of the ratio  $M_1 / M_2$  is 2 Marks GATE-CSE/IT-2006,GATE-CSE/IT-2006( ) [A]0 [B]1/16 [C]1/8 [D]16 Common Data for Q8 and Q9 is given below Consider two cache organizations : The first one is 32 KB2-way set associative with 32-byte block size. The second one is of the same size but direct mapped. The size of an address is 32 bits in both cases A 2-to 1 multiplexer has latency of 0.6ns while a k-bit comparator has a latency of k/10-ns. The hit latency of the set associative organization is  $h_1$  while that of the direct mapped one is  $h_2$ . <sup>8)</sup>The value of h1 is 2 Marks GATE-CSE/IT-2006,GATE-CSE/IT-2006( ) [A]2.4ns [B] 2.3ns [C]1.8ns [D]1.7ns <sup>9)</sup>The value of h<sub>2</sub> is 2 Marks GATE-CSE/IT-2006( ) [A]2.4ns [B] 2.3ns [C]1.8ns [D]1.7ns Common Data for Q10 and Q11 is given below Consider two cache organizations : The first one is 32 KB 2-way set associative with 32-byte block size. The second one is of the same size but direct mapped. The size of an address is 32 bits in both cases A 2-to 1 multiplexer has latency of 0.6ns while a k-bit comparator has a latency of k/1-ns. The hit latency of the set associative organization is h1 while that of the direct mapped one is h2. <sup>10)</sup>The value of h1 is 2 Marks GATE-CSE/IT-2006( ) [A]2.4ns [B] 2.3ns [C]1.8ns [D]1.7ns <sup>11)</sup>The value of h2 is 2 Marks GATE-CSE/IT-2006( ) [A]2.4ns [B] 2.3ns [C]1.8ns [D]1.7ns <sup>12)</sup>Consider a small two-way set-associative cache memory, consitsting of four blocks. For choosing the block to be replace, use the least recently used (LRU) scheme. The number of cache misses for the following sequence of block addresses is 8, 12, 0, 12, 8

		2 Marks GATE-CSE/IT-2004( )
[A]2 [C]4	[B] 3 [D] 5	
<sup>13)</sup> Increasing the RAM of a computer typically imp		
[A] Virtual memory increases	[B]Larger RAMs are faster	1 Marks GATE-CSE/IT-2005( )
[C]Fewer page faults occur	[D]Fewer segmentation fau	ltsoccur
<sup>14)</sup> Consider a direct mapped cache of size 32 KB addresses. The number of bits needed for cache		
[A]10,17 [C]15,17	[B]10,22 [D]5,17	()
<sup>15)</sup> A CPU has a cache with block size 64 bytes. The wide. Consecutive c-byte chunks are mapped of can be accessed in parallel, but two accesses to ay involve multiple iterations of parallel bank a accessing all the k banks in parallel. Each iterat in parallel and this takes k/2 ns. The latency of or retrieving a cache block starting at address zero.	on consecutive banks with warp-are o the same bank must be serialized. ccesses depending on the amount o ion requires decoding the bank nur one bank access is 80 ns. If c=2 and	ound. All the k banks A cache block access of data obtained by nbers to be accessed
[A] 92ns	[B] 104ns	2 Marks GATE-CSE/IT-2006( )
[C]172ns	[D]184ns	
<sup>16)</sup> Consider a small two-way set-associative cache block to be replace, use the least recently used following sequence of block addresses is 8, 1	(LRU) scheme. The number of cach	For choosing the e misses for the
[A]2	[B] 3	2 Marks GATE-CSE/IT-2004()
[C]4	[D]5	
<sup>17)</sup> Increasing the RAM of a computer typically imp	proves performance because	1 Marks GATE-CSE/IT-2005( )
[A] Virtual memory increases	[B]Larger RAMs are faster	
[C]Fewer page faults occur	[D]Fewer segmentation fau	
<sup>18)</sup> Consider a direct mapped cache of size 32 KB addresses. The number of bits needed for cache		
[A]10,17 [C]15,17	[B] 10,22 [D]5,17	
<sup>19)</sup> A CPU has a cache with block size 64 bytes. Th wide. Consecutive c-byte chunks are mapped can be accessed in parallel, but two accesses to ay involve multiple interations of parallel bank accessing all the k banks in parallel. Each iterat in parallel and this takes k/2 ns. The latency of retrieving a cache block starting at address ze	on consecutive banks with warp-are o the same bank must be serialized. accesses depending on the amount ion requires decoding the bank nur one bank access is 80 ns. If c=2 and	ound. All the k banks A cache block access of data obtained by nbers to be accessed k=24, then latency of
[A] 92ns	[B]104ns	2 Marks GATE-CSE/IT-2006( )
[C]172 ns	[D]184 ns	
<sup>20)</sup> Consider 4-way set associative cache consisting generates a 20-bit address of a word in main m fields are respectively		
[A]9,6,5	[B] 7,7,6	1 Marks GATE-CSE/IT-2007()
[C]7,5,8	[D]9,5,6	

<ul> <li><sup>21)</sup> For inclusion to hold between two cache level L1 and following are necessary ?</li> <li>1. L1 must be a write-through cache</li> <li>2. L2 must be write-through cache</li> <li>3. The associativity of L2 must be greater that of</li> <li>4. The L2 cache must be at least as large as the L1</li> </ul>	L1	y, which of the 2 Marks GATE-CSE/IT-2008()
[A]4 only	[B] and 2 only	2 Marks GATE-CSE/11-2006()
[C]1,2 and 4 only	[D]1,2,3 and 4	
<sup>22)</sup> How many 32K x 1 RAM chips are needed to provid	de a memory capacity of 256 K	
[A] 8	[B] 32	1 Marks GATE-CSE/IT-2009( )
[C]64	[D]128	
$^{23)}$ How many 32K x 1 RAM chips are needed to provid	le a memory capacity of 256 K	-bytes ?
[A] 8	[B] 32	1 Marks GATE-CSE/IT-2008()
[C]64	[D]128	
<ul> <li><sup>24)</sup>Consider a 4 way set associative cache (initially empt consists of 256 blocks and the request for memor 0,255, 1,4,3,8,133, 159, 216, 129, 63, 8,48,32,7 Which one of the following memory block will NC</li> </ul>	y) with total 16 cache blocks. Th y blocks is in the following ord 73, 92, 155	er :
[A] 3	[B] 8	2 Marks GATE-CSE/11-2009()
[C]129	[D]216	
<sup>25)</sup> The main memory of a computer has 2 cm blocks wh associative mapping scheme with 2 blocks per set,		
[A] (k mod m) of the cache	[B] (k mod c) of the cache	
[C](k mod 2c) of the cache	[D](k mod 2 cm) of the cache	
<sup>26)</sup> Which of the following devices should get higher prio	rity in assigning interrupts?	1 Marks GATE-CSE/IT-1998( )
[A] Hard disk	[B] Printer	·
[C]keyboard	[D]Floppy disk	
<sup>27)</sup> Locality of reference implies that the page referenc	e being made by a process	1 Marks GATE-CSE/IT-1997( )
[A] will always be to the page used in the previous page reference	[B] is likely to be to one of the p few page references	
[C]will always be to one of the pages existing in memory	[D]will always lead to a page	e fault
<ul> <li><sup>28)</sup> A ROM is sued to store the table for multiplication of the store the</li></ul>	wo 8-bit unsigned integers.The	size of ROM required
[A]256 * 16	[B]64 k * 8	1 Marks GATE-CSE/IT-1996()
[C]4k * 16	[D]64k * 16	
<sup>29)</sup> Both's algorithm for integer multiplication gives we		ltiplier pattern is
[A]1010101010	[B] 1000000001	1 Marks GATE-CSE/IT-1996()
[C] 1111111111	[D]0111111110	
<sup>30)</sup> The principle of locality justifies the use of	L=1	
		1 Marks GATE-CSE/IT-1995( )
[A] interrupts [C]polling	[B] DMA [D]cache memory	
r - 1F - 2000 - 2	[-] second mentory	

<sup>31)</sup> A computer system has a 4k word cache organized in block set associative manner with 4 blocks per set, 64 words per block. The number of bits in the SET and WORD fields of the main memory address format is:
2 Marks GATE-CSE/(T-1995())

		2 Marks GATE-CSE/IT-1995()
[A]15,40	[B]6,4	
[C]7, 2	[D]4, 6	
	ache consisting of 1 28 lines with a line size ord in main memory. The number of bits in t	he TAG, LINE and WORD
		1 Marks GATE-CSE/IT-2007()
[A]9,6,5	[B] 7,7,6	
[C]7,5,8	[D]9,5,6	
<ul> <li><sup>33)</sup>For inclusion to hold between two following are necessary?</li> <li>1. L1 must be a write-through ca</li> <li>2. L2 must be write-through cac</li> <li>3. The associativity of L2 must b</li> <li>4. The L2 cache must be at least</li> </ul>	he be greater that of L1	erarchy, which of the 2 Marks GATE-CSE/IT-2008()
[A]4 only	[B] and 2 only	
[C]1,2 and 4 only	[D]1,2,3 and 4	

Key Paper									
1.	D	2.	В	3.	С	4.	Α	5.	С
6.	с	7.	В	8.	Α	9.	В	10.	Α
11.	В	12.	С	13.	С	14.	Α	15.	D
16.	С	17.	С	18.	Α	19.	D	20.	D
21.	Α	22.	С	23.	С	24.	D	25.	В
26.	с	27.	В	28.	D	29.	Α	30.	D
31.	D	32.	D	33.	Α				

#### Common Data for Q1 and Q2 is given below

A computer system has an L1 cache, an L2 cache, and a main memory unit connected as shown below. The block size in L1 cache is 4 words. The block size in L2 cache is 16 words. The memory access times are 2 nanoseconds. 20 nanoseconds and 200 nanoseconds for L1 cache, L2 cache and main memory unit respectively.



1) When there is a miss in L1 cache and a hit in L2 cache, a block is transferred from L2 cache to L1 cache. What is the time taken for this transfer? 2 Marks GATE-CSE/IT-2010, GATE-CSE/IT-2010()


[A] 2 nanoseconds
[C]22 nanoseconds

[B]20 nanoseconds [D]88 nanoseconds

2) When there is a miss in both L1 cache and L2 cache, first a block is transferred from main memory to L2 cache, and then a block is transferred from L2 cache to L1 cache. What is the total time taken for these transfers?
2 Marks GATE-CSE/IT-2010()

[A] 222 nanoseconds [C]902 nanoseconds [B]888nanoseconds [D]968 nanoseconds





The, ALU, the bus and all the registers in the data path are of identical size. All operations including incrementation of the PC and the GPRs are to be carried out in the ALU. Two clock cycle are needed for memory read operation – the first one for loading address in the MAR and the next one for loading data from the memory but into the MDR.

3) The instruction "add R0, R1" has the register transfer in terpretation  $R0 \le R0 + R1$ . The minimum number of clock cycles needed for execution cycle of this instruction is

2 Marks GATE-CSE/IT-2005()

[A]2	[B] 3
[C]4	[D]5

4) The instruction " call Rn, sub " is a two word instruction. Assuming that PC is incremented during the fetch cycle of the first word of the instruction, its register transfer interpretation is  $Rn \le PC + 1$ ;

 $PC \le M [PC];$ 

The minimum number of CPU clock cycles needed during the execution cycle of this instruction is 2 Marks GATE-CSE/IT-2005,GATE-CSE/IT-2005()

- [A]2 [B]3
- [C]4 [D]5

#### Common Data for Q5 and Q6 is given below

Consider the following program segment for a hypothetical CPU having three user registers R1, R2 and

K3		
Instruction	operation	Instruction size (in words)
_MOV R1,5000	; R1 ←Memory [5000]	2
_MOVR2,(R1)	;R2 <sub>4</sub> Memory[(R1)]	1
_ADD R2, R3	;R2 ←R2R3	1
_MOV 6000, R2	;Memory[6000]	2
HALT	; Machine halts	1

5) Consider that the memory is byte addressable with size 32 bits, and the program has been loaded starting from memory location 1000(decimal). If an interrupt occurs while the CPU has been halted after executing the HALT instruction, the return address(in decimal saved in the stack will be

the HALT instruction, the return address(in decima	
	2 Marks GATE-CSE/IT-2004( )
[A]1007	[B] 1020
[C]1024	[D]1028
<ul> <li>6) Let the clock cycles required for various operations Register to / from memory transfer: ADD with both operands in register: Instruction fetch and decode: The total number of clock cycles required to execute</li> </ul>	3 clock cycles 1 clock cycle 2 clock cycle per word
[A]29	[B]24
[C]23	[D]20
Common Data for Q7 below	
Consider the following assembly language program fregisters. The meanings of various instructions an MOV B, # 0 : B 0 MOV C, # 8 : C 8Z CMP C, # 0 : Compare C with 0 JZX : Jump to X if zero flag SUB C, # 1 : C C - 1 RRCA, # 1 : right rotate A through ; if the initial values of A and the carry Flag are a7a0 and ; c0 respectively, their values after the execution ; instruction will be c0 a7a1 and a0 respectivel JCY : Jump to Y if carry flag i JMPZ : Jump to ZY ADDB, # 1 ; B B + 1 JMPZ : Jump to ZX:	is set n carry by one bit. Thus : of this y.
7) If the initial value of register A is A0, the value of re	gister B after the program execution will be 2 Marks GATE-CSE/IT-2003,GATE-CSE/IT-2003()
[A] the number of 0 bits in A <sub>0</sub> [C]A <sub>0</sub>	[B] the number of 1 bits in A0 [D]8
8) Which of the following instructions when inserted at lo program execution is the same as its initial value?	•
[A] RRCA, # 1	2 Marks GATE-CSE/IT-2003() [B] NOP ; no operation
[C]LRCA # 1, ; left rotate A through carry flag by one bit	[D]ADDA, # 1
9) Normally user programs are prevented from handlin having explicit I/O instructions, such I/O protection is a CPU with memory mapped I/O, there is no explicit I/ CPU with memory mapped I/O?	ensured by having the I/O instructions privileged. In
[A] I/O protection is ensured by operating system routine(s)	[B] I/O protection is ensured by a hardware trap

[D]I/O protection is not possible
1 Marks GATE-CSE/IT-2001()
[B] RESET IN
[D]READY
ngI/O directly byI/O instructions in them. For CPU ensured by having the I/O instructions privileged. In O instruction. Which one of the following is true for a
1 Marks GATE-CSE/IT-2005( )
[B] I/O protection is ensured by a hardware trap
[D]I/O protection is not possible

Key Paper									
1.	D	2.	D	3.	С	4.	В	5.	С
6.	в	7.	в	8.	Α	9.	Α	10.	D
11.	Α								

### Storage manager

Common Data for Q1	and Q2 is given below				
A hard disk has 63 sectors per track. 10 platters eac and set the sector is an arm structure of the sector is a	h with 2 recording surfaces and 1000 (ዊქኦፈዓቂር/រៀযder number <sub>t</sub> þ <sub>e</sub> ig ጀክቂ ይሂታ < 0, 0, 0 >	D cylinders. The ត្រូវទទួnumber			
and so on. $<400.16.29$					
1) The address $^{\leq400,16,29>}$ corresponds to sector null $^{\circ}$		s GATE-CSE/IT-2009( )			
[A]505035 [C]505037	[B] 505036 [D]505038				
2)The address of 1039 <sup>th</sup> sectoris	2 Marks GATE-CSE/IT-2009	9.GATE-CSE/IT-2009()			
[A] < 0, 15, 31 > [C] < 0, 16, 31 >	[B]<0,16,30> [D]<0,17,31>	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			
3) The minimum number of record movements required records), C (with 15 records), D (with 5 records) ar		, B (with 20			
[A]165	2 Marks [B] 90	s GATE-CSE/IT-1999( )			
[C]75	[D]65				
4) What is the swap space in the disk used for ?					
[A] Saving temporaryhtml pages	1 Marks [B]Saving process data	s GATE-CSE/IT-2005( )			
[C]Storing the super–block	[D]Storing device drivers				
5) Consider a disk drive with the following specifications. 16 surfaces, 512 tracks/surface, 512 sectors/track, 1 KB / sector, rotation speed 3000 rpm. The disk is operated in cycle stealing mode whereby whenever one byte word is ready it is sent to memory; similarly, for writing, the disk interface reads a 4 byte word from the memory in each DMA cycle. Memory cycle time is 40 nsec. The maximum percentage of time that the					
CPU gets blocked during DMA operation is					
		rks GATE-CSE/IT-2005( )			
[A]10	[B] 2 5	rks GATE-CSE/IT-2005( )			
<ul> <li>[C]40</li> <li>6) Consider a disk pack with 16 surface, 128 tracks per are stored in a bit serial manner in a sector. The capa</li> </ul>	[B] 25 [D] 50 surface and 256 sectors per track. 51 city of the disk pack and the number of	2 bytes of data			
[C]40 6) Consider a disk pack with 16 surface, 128 tracks per are stored in a bit serial manner in a sector. The capa to specify a particular sector in the disk are respec	[B] 25 [D] 50 surface and 256 sectors per track. 51 city of the disk pack and the number of ctively	2 bytes of data			
<ul> <li>[C]40</li> <li>6) Consider a disk pack with 16 surface, 128 tracks per are stored in a bit serial manner in a sector. The capa to specify a particular sector in the disk are respected.</li> <li>[A] 256 Mbyte, 19 bits</li> </ul>	[B] 25 [D] 50 surface and 256 sectors pertrack. 51 city of the disk pack and the number of citively [B] 256 Mbyte, 28 bits	2 bytes of data of bits required			
<ul> <li>[C]40</li> <li>6) Consider a disk pack with 16 surface, 128 tracks per are stored in a bit serial manner in a sector. The capa to specify a particular sector in the disk are respected.</li> <li>[A] 256 Mbyte, 19 bits</li> <li>[C]512 Mbyte, 20 bits</li> </ul>	[B] 25 [D] 50 surface and 256 sectors per track. 51 city of the disk pack and the number of citively [B] 256 Mbyte, 28 bits [D] 64 Gbyte, 28 bits	2 bytes of data of bits required rks GATE-CSE/IT-2007()			
<ul> <li>[C]40</li> <li>6) Consider a disk pack with 16 surface, 128 tracks per are stored in a bit serial manner in a sector. The capa to specify a particular sector in the disk are respected.</li> <li>[A] 256 Mbyte, 19 bits</li> </ul>	[B] 25 [D] 50 surface and 256 sectors pertrack. 51 city of the disk pack and the number of citively [B] 256 Mbyte, 28 bits [D] 64 Gbyte, 28 bits e latency is not linearly proportional to	2 bytes of data of bits required rks GATE-CSE/IT-2007() the seek			
<ul> <li>[C]40</li> <li>6) Consider a disk pack with 16 surface, 128 tracks per are stored in a bit serial manner in a sector. The capa to specify a particular sector in the disk are respected.</li> <li>[A] 256 Mbyte, 19 bits</li> <li>[C] 512 Mbyte, 20 bits</li> <li>7) For a magnetic disk with concentric circular tracks, th</li> </ul>	[B] 25 [D] 50 surface and 256 sectors pertrack. 51 city of the disk pack and the number of citively [B] 256 Mbyte, 28 bits [D] 64 Gbyte, 28 bits e latency is not linearly proportional to	2 bytes of data of bits required rks GATE-CSE/IT-2007() the seek rks GATE-CSE/IT-2008()			
<ul> <li>[C]40</li> <li>6) Consider a disk pack with 16 surface, 128 tracks per are stored in a bit serial manner in a sector. The capa to specify a particular sector in the disk are respected.</li> <li>[A] 256 Mbyte, 19 bits</li> <li>[C] 512 Mbyte, 20 bits</li> <li>7) For a magnetic disk with concentric circular tracks, the distance due to</li> </ul>	[B] 25 [D] 50 surface and 256 sectors pertrack. 51 city of the disk pack and the number of tively [B] 256 Mbyte, 28 bits [D] 64 Gbyte, 28 bits e latency is not linearly proportional to 2 Mar	2 bytes of data of bits required rks GATE-CSE/IT-2007() the seek rks GATE-CSE/IT-2008()			
<ul> <li>[C]40</li> <li>6) Consider a disk pack with 16 surface, 128 tracks per are stored in a bit serial manner in a sector. The capato specify a particular sector in the disk are respected.</li> <li>[A] 256 Mbyte, 19 bits</li> <li>[C] 512 Mbyte, 20 bits</li> <li>7) For a magnetic disk with concentric circular tracks, the distance due to</li> <li>[A] non-uniform distribution of requests</li> <li>[C] higher capacity of tracks on the periphery of the</li> </ul>	[B] 25 [D] 50 surface and 256 sectors pertrack. 51 city of the disk pack and the number of tively [B] 256 Mbyte, 28 bits [D] 64 Gbyte, 28 bits e latency is not linearly proportional to 2 Mai [B] arm starting and stopping inertia [D] use of unfair arm scheduling po	2 bytes of data of bits required rks GATE-CSE/IT-2007() the seek rks GATE-CSE/IT-2008()			
<ul> <li>[C]40</li> <li>6) Consider a disk pack with 16 surface, 128 tracks per are stored in a bit serial manner in a sector. The capato specify a particular sector in the disk are respected.</li> <li>[A] 256 Mbyte, 19 bits</li> <li>[C]512 Mbyte, 20 bits</li> <li>7) For a magnetic disk with concentric circular tracks, the distance due to</li> <li>[A] non-uniform distribution of requests</li> <li>[C] higher capacity of tracks on the periphery of the platter</li> </ul>	[B] 25 [D] 50 surface and 256 sectors pertrack. 51 city of the disk pack and the number of tively [B] 256 Mbyte, 28 bits [D] 64 Gbyte, 28 bits e latency is not linearly proportional to 2 Mai [B] arm starting and stopping inertia [D] use of unfair arm scheduling po	2 bytes of data of bits required rks GATE-CSE/IT-2007() the seek rks GATE-CSE/IT-2008()			
<ul> <li>[C]40</li> <li>6) Consider a disk pack with 16 surface, 128 tracks per are stored in a bit serial manner in a sector. The capato specify a particular sector in the disk are respected.</li> <li>[A] 256 Mbyte, 19 bits</li> <li>[C]512 Mbyte, 20 bits</li> <li>7) For a magnetic disk with concentric circular tracks, the distance due to</li> <li>[A] non-uniform distribution of requests</li> <li>[C] higher capacity of tracks on the periphery of the platter</li> <li>8) What is the swap space in the disk used for ?</li> </ul>	[B] 25 [D] 50 surface and 256 sectors pertrack. 51 city of the disk pack and the number of tively [B] 256 Mbyte, 28 bits [D] 64 Gbyte, 28 bits e latency is not linearly proportional to 2 Mar [B] arm starting and stopping inertia [D] use of unfair arm scheduling po	2 bytes of data of bits required rks GATE-CSE/IT-2007() the seek rks GATE-CSE/IT-2008()			
<ul> <li>[C]40</li> <li>6) Consider a disk pack with 16 surface, 128 tracks per are stored in a bit serial manner in a sector. The capato specify a particular sector in the disk are respected.</li> <li>[A] 256 Mbyte, 19 bits</li> <li>[C]512 Mbyte, 20 bits</li> <li>7) For a magnetic disk with concentric circular tracks, the distance due to</li> <li>[A] non-uniform distribution of requests</li> <li>[C] higher capacity of tracks on the periphery of the platter</li> <li>8) What is the swap space in the disk used for ?</li> <li>[A] Saving temporaryhtml pages</li> </ul>	[B] 25 [D] 50 surface and 256 sectors per track. 51 city of the disk pack and the number of citively 1 Mar [B] 256 Mbyte, 28 bits [D] 64 Gbyte, 28 bits e latency is not linearly proportional to 2 Mar [B] arm starting and stopping inertia [D] use of unfair arm scheduling po 1 Marks [B] Saving process data [D] Storing device drivers . 16 surfaces, 512 tracks/surface, 512 serated in cycle stealing mode whereby writing, the disk interface reads a 4 by 540 nsec. The maximum percentage of	2 bytes of data of bits required rks GATE-CSE/IT-2007() the seek rks GATE-CSE/IT-2008() dicies. s GATE-CSE/IT-2005() sectors/track, whenever one yte word from of time that the			
<ul> <li>[C]40</li> <li>6) Consider a disk pack with 16 surface, 128 tracks per are stored in a bit serial manner in a sector. The capato specify a particular sector in the disk are respected.</li> <li>[A] 256 Mbyte, 19 bits</li> <li>[C]512 Mbyte, 20 bits</li> <li>7) For a magnetic disk with concentric circular tracks, the distance due to <ul> <li>[A] non-uniform distribution of requests</li> <li>[C] higher capacity of tracks on the periphery of the platter</li> </ul> </li> <li>8) What is the swap space in the disk used for ? <ul> <li>[A] Saving temporaryhtml pages</li> <li>[C]Storing the super-block</li> </ul> </li> <li>9) Consider a disk drive with the following specifications 1 KB / sector, rotation speed 3000 rpm. The disk is op byteword is ready it is sent to memory; similarly, for the memory in each DMA cycle. Memory cycle time is the simple sector.</li> </ul>	[B] 25 [D] 50 surface and 256 sectors per track. 51 city of the disk pack and the number of citively 1 Mar [B] 256 Mbyte, 28 bits [D] 64 Gbyte, 28 bits e latency is not linearly proportional to 2 Mar [B] arm starting and stopping inertia [D] use of unfair arm scheduling po 1 Marks [B] Saving process data [D] Storing device drivers . 16 surfaces, 512 tracks/surface, 512 serated in cycle stealing mode whereby writing, the disk interface reads a 4 by 540 nsec. The maximum percentage of	2 bytes of data of bits required rks GATE-CSE/IT-2007() the seek rks GATE-CSE/IT-2008() dicies. s GATE-CSE/IT-2005() sectors/track, whenever one yte word from			

### Storage manager

10) Consider a disk pack with 16 surface, 128 tracks per surface and 256 sectors per track. 512 bytes of data are stored in a bit serial manner in a sector. The capacity of the disk pack and the number of bits required to specify a particular sector in the disk are respectively

1 Marks GATE-CSE/IT-2007()

[A] 256 Mbyte, 19 bits	[B]256 Mbyte, 28 bits
[C]512Mbyte, 20bits	[D]64 Gbyte, 28 bits
11) For a magnetic disk with concentric circ distance due to	ular tracks, the latency is not linearly proportional to the seek 2 Marks GATE-CSE/IT-2008()

[A] non-uniform distribution of requests	[B] arm starting and stopping inertia
[C] higher capacity of tracks on the periphery of the platter	[D] use of unfair arm scheduling policies.

# Storage manager

Key Pape	r								
1.	С	2.	С	3.	Α	4.	В	5.	В
6.	Α	7.	с	8.	в	9.	в	10.	Α
11.	с								

#### Addressing modes

1) Which of the following addressing modes are suitable for program relocation at run time?

1.Absolute addressing

2. Based addressing

3. Relative addressing 4. Indirect addressing

[A] 1 and 4	[B] 1 and 2
[C]2 and 3	[D]1, 2 and 4

2) consider a three word machine instruction

ADD A[R0], @ B

The first operand (destination) "A [R0]" uses indexed addressing mode with R0 as the index register. The second operand(source) "@B" uses indirect addressing mode. A and B are memory address residing at the second and the third words, respectively. The first word of the instruction specifies the opcode, the index register designation and the source and destination addressing modes. During execution of ADD instruction, the two operands are added and stored in the destination (first operand). The number of memory cycles needed during the execution cycle of the instruction is

			5		2 Marks GATE-CSE/IT-2005( )		
[A] 3		[B] 4					
[C]5			[D]6				
3) Match List- LIST -I	l with List–II a	and select the corr	rect answer using the co LIST-II	des given belo	ow the lists :		
A. $A[1] = B[J];$			1. Indirect addressing				
B. While[*A++];			2. Indexed addressing				
C. inttemp Codes :	<b>o</b> =*x;		3. Auto increment				
A B	С						
[4]2	2			2	2 Marks GATE-CSE/IT-2005( )		
[A]3	2	I	[B] 1	3	2		

4) Which of the following is/are true of the auto increment addressing mode?

1

1. It is useful in creating self relocating code

3

2. If it is included in an Instruction Set Architecture, then an additional ALU is required for effective address calculation.

[D]1

3. The amount of increment depends on the size of the data item accessed.

[A]1 only

[C]3 only

[C]2

[D]2 and 3 only

[B]2 only

2

3

5) consider a three word machine instruction

add a[r<sub>0</sub>], @ b

The first operand (destination) "A [R0]" uses indexed addressing mode with R0 as the index register. The second operand(source) "@B" uses indirect addressing mode. A and B are memory address residing at the second and the third words, respectively. The first word of the instruction specifies the opcode, the index register designation and the source and destination addressing modes. During execution of ADD instruction, the two operands are added and stored in the destination (first operand). The number of memory cycles needed during the execution cycle of the instruction is

2 Marks GATE-CSE/IT-2005()

2 Marks GATE-CSE/IT-2008()

[A] 3	[B] 4
[C]5	[D]6

6) Match List-I with List-II and select the correct answer using the codes given below the lists

		iu select the	concertainswer using the codes	given bere			
LIST –I			LIST-II				
A. A[1]=B[J];	1]=B[J]; 1.Indirect addressing						
B. While[*A++	];		2.Indexed addressing				
C. inttemp = $*x;$			3.Autoincrement				
-					2 Marks	GATE-CSE/IT-2005()	
[A] A-3	B- 2	C-1	[B]A- 1	B- 3	C-2		
[C]A- 2	B- 3	C-1 [D]A-1 B-2 C-3					

2 Marks GATE-CSE/IT-2004()

## Addressing modes

7) Which of the following is/are true of the auto increment addressing mode?

1. It is useful in creating self relocating code

2. If it is included in an Instruction Set Architecture, then an additional ALU is required for effective address calculation.

3. The amount of increment depends on the size of the data item accessed.

	5. The amount of merement depends on the size o	r the data item accessed.	
	[A] 1 only	[B]2 only	2 Marks GATE-CSE/IT-2008( )
	[C] 3 only	[D]2 and 3 only	
		[D]2 and 5 only	
8	) In the absolute addressingmode		
		[D] the address of the operand	1 Marks GATE-CSE/IT-2002()
	[A] the operand is inside the instruction	[B] the address of the operand instruction	a is inside the
	[C] The register containing the address of the operand is specified inside the instruction	[D] the location of the operand	d is implicit
9	) The main differences(s) between a CSIC and A RISC	processor is/are that a RISC p	rocessor typically 2 Marks GATE-CSE/IT-1999( )
	[A]has fewer instructions	[B] has fewer addressing mod	les
	[C]has more registers	[D]is easier to implement usin logic	g hard-wired control
10	) A certain processor supports only the immediate and t programming language features cannot be implem		ich of the following
			2 Marks GATE-CSE/IT-1999()
	[A]Pointers	[B] Pointers	
	[C]Records	[D]Recursive procedures with	ı local variable
11	) Which of the following addressing modes permits re	location without any change w	hatsoever in the code? 1 Marks GATE-CSE/IT-1998()
	[A]Indirect addressing	[B] Indexed addressing	
	[C]Baseregisteraddressing	[D]PC relativeaddressing	
12	Relative mode of addressing is most relevant to wr	iting	
12		ling	1 Marks GATE-CSE/IT-1996()
	[A]coroutines	[B]position-independent code	
	[C] shareable code	[D]interrupt handlers	
13	) A device employing INTR line for device interrupt p	uts the CALL instruction on the	data bus while 1 Marks GATE-CSE/IT-2002()
	[A] INTA is active	[B] HOLD is active	
	[C]READY is active	[D]None of the above	

# Addressing modes

Key Paper									
1.	с	2.	D	3.	с	4.	С	5.	D
6.	с	7.	с	8.	в	9.	Α	10.	Α
11.	с	12.	В	13.	Α				

<u>DMA</u>

1) A hard disk with a transfer rate of 10M bytes/ second i The processor runs at 600 MHz., and takes 300 and transfer respectively. If the size of the transfer is 20 consumed for the transfer operations ?	900 clock cycles to initiate and complete DMA K bytes, what is the percentage of processor time				
[A] 5.0%	2 Marks GATE-CSE/IT-2004() [B] 1.0%				
[C]0.5%	[D]0.1%				
2) Which one of the following is true for a CPU having a sigrant line?	ingle interrupt request line and a single interrupt				
	1 Marks GATE-CSE/IT-2005( )				
[A] Neither vectored interrupt nor multiple interrupting devices are possible	<ul><li>[B] vectored interrupts are not possible but multiple interrupting devices are possible,</li></ul>				
[C]Vectored interrupts and multiple interrupting devices are both possible	[D]Vectored interrupt is possible but multiple interrupting devices are not possible				
3) A device with a data transfer rate 10 KB/sec is connected to a CPU. Data is transferred byte-wise. Let the interrupt overhead be 4 sec. The byte transfer time between the device interface register and CPU or memory is negligible. What is the minimum performance gain of operating the device under interrupt mode over operating it under program controlled mode ?					
[A]15	2 Marks GATE-CSE/IT-2005( ) [B] 2 5				
[C]35	[D]45				
<ol> <li>The use of multiple register windows with overlap cau for</li> </ol>	ises a reduction in thenumber of memory accesses				
1. function locals and parameters					
2. register saves and restores					
3. instruction fetches					
[A] 1 only	2 Marks GATE-CSE/IT-2008( ) [B]2 only				
[C]3 only	[D]1,2 and 3				
5) A CPU generally handles an interrupt by executing an					
5) A cr o generally handles an interrupt by executing an	1 Marks GATE-CSE/IT-2009( )				
[A] as soon as an interrupt is raised	[B] by checking the interrupt register at the end of fetch cycle				
[C] by checking the interrupt register after finishing the execution of the current instruction	[D] by checking the interrupt register at fixed time intervals				
6) A hard disk with a transfer rate of 10M bytes/second i The processor runs at 600 MHz., and takes 300 and transfer respectively. If the size of the transfer is 20 consumed for the transfer operations?	900 clock cycles to initiate and complete DMA				
	2 Marks GATE-CSE/IT-2004( )				
[A] 5.0%	[B] 1.0%				
[C]0.5%	[D]0.1%				
7) Which one of the following is true for a CPU having a si grant line ?					
[A] Neither vectored interrupt nor multiple interrupting	1 Marks GATE-CSE/IT-2004() [B] vectored interrupts are not possible but multiple				
devices are possible	interrupting devices are possible,				
[C]Vectored interrupts and multiple interrupting	[D]Vectored interrupt is possible but multiple				

8) A device with a data transfer rate 10 KB/sec is connected to a CPU. Data is transferred byte-wise. Let the interrupt overhead be 4 sec. The byte transfer time between the device interface register and CPU or memory is negligible. What is the minimum performance gain of operating the device under interrupt mode over operating it under program controlled mode ?

[A]15	[B]25
[C]35	[D]45

devices are both possible

2 Marks GATE-CSE/IT-2005()

interrupting devices are not possible

### <u>DMA</u>

9) The use of multiple register windows with overlap causes a reduction in the number of memory accesses for

		2 Marks GATE-CSE/IT-2008(	)
	[B]2 only		
	[D]1,2 and 3		
ng pairs is			
(1) High s	peed RAM		
(2) Disk			
(3) Printer			
(4) ALU			
		2 Marks GATE-CSE/IT-1997(	)
	[B]A – 2 B – 1 C – 3 D – 4		
	[D]A - 2 B - 3 C - 4 D - 1		
	(2) Disk (3) Printer	[D]1,2 and 3 ng pairs is (1) High speed RAM (2) Disk (3) Printer (4) ALU [B]A - 2 B - 1 C - 3 D - 4	[B]2 only [D]1,2 and 3 ng pairs is (1) High speed RAM (2) Disk (3) Printer (4) ALU [B]A - 2 B - 1 C - 3 D - 4

D	N	1/	ł

Key Paper									
1.	D	2.	В	3.	В	4.	Α	5.	С
6.	D	7.	С	8.	в	9.	Α	10.	в

### Instruction pipelining

#### Common Data for Q1 and Q2 is given below

Delayed branching can help in the handling of control hazardous

- 1) For all delayed conditional branch instructions, irrespective of weather the condition evato true or false, A <sup>2</sup> Marks GATE-CSE/IT-2008()
  - [A] the instruction following the conditional branch instruction in memory is executed
- [B] the first instruction in the fall through path is executed
- [C] the first instruction in the taken path is executed.
- [D] the branch takes longer to execute than any other instruction

2) The following code is to run on a pipelined processor with one branch delay slot

 $11: \text{ADDR2} \leftarrow \text{R7} + \text{R8}$ 

12: SUB R4 ←R5 - R5x

 $13: \text{AD} \ \text{R1} \quad \leftarrow \text{R2} \ + \text{R3}$ 

14 : STORE Memory [R4}  $\leftarrow$  R1

BRANCH to Label if R1 = 0

Which of the instruction 11,12,13 or 14 can legitimately occupy the delay slot without any other program modification ?

[A]11	[B]12
[C]13	[D]14
	Common Data for Q4 Q3 and Q5 is given below

Instruct	-	Operation	Instruction size (no. of words)
	R1, (3000)	R1 ← M[3000]	2
LOOP:			_
MOV	R2, R1	R2 ← M[R3]	1
ADD	R2, R1	$R2 \leftarrow R1 + R2$	1
MOV	(R3), R2	M(R3] R2	1
INC	R3	$R3 \leftarrow R\overline{3} + 1$	1
DEC	R1	R1 ← R1 − 1	1
BNZ	LOOP	Branch on not zero	2
HALT		Stop	

Assume that the content of memory location 3000is 10 and the content of the register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 100. All the numbers are in decimal.

3) Assume that the memory is word addressable. The number of memory references for accessing the data in executing the program completely is 2 Marks GATE-CSE/IT-2007,GATE-CSE/

[A]10	[B]11
[C]20	[D]21

 4) Assume that the memory is word addressable. After the execution of this program, the content of memory location 2010 is
 2 Marks GATE-CSE/IT-2007, GATE-CSE/IT-2007,

[A]100	[B] 101
[C]102	[D]110


5) Assume that the memory is byte addressable and the word size is 32 bits. If an interrupt occur during the execution of the instruction "INC R3", what return address will be pushed on to the stack ?


2 Marks GATE-CSE/IT-2007()

[A]1005	[B] 1020
[C]1024	[D]1040

Common Data for Q6 and Q7 is given below

## Instruction pipelining





The, ALU, the bus and all the registers in the data path are of identical size. All operations including incrementation of the PC and the GPRs are to be carried out in the ALU. Two clock cycle are needed for memory read operation - the first one for loading address in the MAR and the next one for loading data from the memory but into the MDR.

6) The instruction "add R0, R1" has the register transfer in terpretation  $RO \le RO + R1$ . The minimum number of clock cycles needed for execution cycle of this instruction is 2 Marks GATE-CSE/IT-2005()

[A]2	[B] 3
[C]4	[D]5

7) The instruction " call Rn, sub "is a two word instruction. Assuming that PC is incremented during the fetch cycle of the first word of the instruction, its register transfer interpretation is

 $Rn \le PC + 1$ ;

 $PC \leq M [PC];$ 

The minimum number of CPU clockcycles needed during the execution cycle of this instruction is 2 Marks GATE-CSE/IT-2005()

[A]2	[B] 3
[C]4	[D]5

8) A 4-stage pipeline has the stage delays as 150, 120, 160 and 140 nanoseconds respectively. Registers that are used between the stages have a delay of 5 nanoseconds each. Assuming constant clocking rate, the total time taken to process 1000 data items on this pipeline will be 2 Marks GATE-CSE/IT-2004()

[A] 120.4 microseconds	[B] 160.5 microseconds
[C]165.5 microseconds	[D]590.0 microseconds

- 9) A 5 stage pipelined CPU has the following sequence of stages IF - Instruction fetch from instruction memory.
  - RD- Instruction decode and register read,
  - EX- Execute: ALU operation for data and address computation,
  - MA Data memory access for write access the register read at
  - RD- Stage it used,

WB-Register write backConsider the following sequence of instructions :

 $I_1$ : L R0 Locl; R0 <= M[Locl]

I 2 : A R0, R0; R0 < = R0 + R0 I 3: A R2, R0; R2 < = R2 - R0Let each stage take one clock cycle

What is the number of clock cycles taken to complete the above sequence of instructions starting from the fetch of I<sub>1</sub>?

2 Marks GATE-CSE/IT-2005()

2 Marks GATE-CSE/IT-2006()

[A]8	[B]10
[C]12	[D]15

10) A CPU has 24 - bit instructions. A program starts at address 300(in decimal). Which one of the following is a legal program counter (all values in decimal)? 2 Marks GATE-CSE/IT-2005()

[A]400	[B] 500
[C]600	[D]700

11) ACPU has five-stages pipeline and runs at 1 GHz frequency. Instruction fetch happens in the first stage of the pipeline. A conditional branch instruction computes the target address and evaluates the condition in the third stage of the pipeline. The processor stops fetching new instructions following a conditional branch until the branch outcome is known. A program executes 109 instruction out of which 20% are conditional branches. If each instruction takes one cycle to complete on average, then total execution time of the program is

[A] 1.0second	[B] 1.2second
[C]1.4second	[D]1.6second

12) Consider a pipelined processor with the following four stages

IF : Instruction Fetch

ID: Instruction decode and Operand Fetch EX: Execute

WB: Write Back

The IF, ID and WB stages take one clock cycle each to complete the operation. The number of clock cycles for the EX stage depends on the instruction. The ADD and SUB instructions need 1 clock cycle and the MUL instruction need 3 clock cycles in the EX stage. Operand forwarding is used in the pipelined processor What is the number of clock cycles taken to complete the following sequence of instructions?.


ADD	R2,	R1,	RO	R2 🖛 R1+R0
MUL	R4,	R3,	R2	R4 ← R3* R2
SUB	R6,	R5,	R4	R6 <b>←</b> R5- R4

2 Marks GATE-CSE/IT-2007( )

[A] 7	[B] 8	2 Marks GATE-C32/11-2007(	)
[C]10	[D]14		
13) Which of the following are NOT true in a pipelined p	processor?		
(a) Bypassing can handle all Raw hazards			
(b) Register renaming can eliminate all register carr	ried WAR hazards		
(c) Control hazard penalties can be eliminated by dyna	amic branch prediction		
[A] 1 and 2 only	[B] 1 and 3 only	2 Marks GATE-CSE/IT-2008(	)
[C]2 and 3 only	[D]1,2 and 3		
14) In an instruction execution pipeline, the earliest that the	ne data TLB		
(Translation Lookaside Buffer)can be accessed is		2 Marks GATE-CSE/IT-2008(	)
[A] before effective address calculation has started	[B] during effective address ca	•	,
[C]after effective address calculation has completed	[D]after data cache lookup ha	s completed	
15) For a pipelined CPU with a single ALU, consider the	e following situations		
1. The j + 1 – st instruction uses the result of the j-1	-		
2. The execution of a conditional jump instruction			
3. The j-th and j + 1-st instructions require the ALU at	the same time		
Which of the above can cause a hazard?		1 Marks GATE-CSE/IT-2003	~
[A] 1 and 2 only	[B] 2 and 3 only	- mains GATE-03E/11-2003	0
[C]3 only	[D]All the three		

#### Instruction pipelining

16) The microinstructions stored in the control memory of a processor have a width of 26 bits. Each microinstruction is divided into three fields: a micro-operation filed of 13 bits, a next address field (X), and a MUX select field(Y). There are 8 Status bits in the inputs of the MUX.



How many bits are there in the X and Y fields, and hat is the size of the control memory in number of words ?

[A]10,3,1024	[B] 8,5,256
[C]5,8,2048	[D]10,3,512

17) A4-stage pipeline has the stage delays as 150, 120, 160 and 140 nanoseconds respectively. Registers that are used between the stages have a delay of 5 nanoseconds each. Assuming constant clocking rate, the total time taken to process 1000 data items on this pipeline will be 2 Marks GATE-CSE/IT-2004()

[A] 120.4 microseconds	[B] 160.5 microseconds
[C]165.5 microseconds	[D]590.0 microseconds

 $18) A\,5\,stage\,pipelined\,CPU\,has\,the\,following\,sequence\,of\,stages$ 

IF – Instruction fetch from instruction memory.

RD- Instruction decode and register read,

EX- Execute: ALU operation for data and address computation,

MA - Data memory access - for write access the register read at

RD- Stage it used, WB- Register write back

Consider the following sequence of instructions :

11: L R0 Locl; R0 <= M[Locl]

12 : A RO, RO; RO < = RO + RO

13: A R2, R0; R2 < = R2 - R0

Let each stage take one clock cycle

What is the number of clock cycles taken to complete the above sequence of instructions starting from the fetch of 11 ?

[A] 8	[B] 1 O
[C]12	[D]15

19) A CPU has 24 - bit instructions. A program starts at address 300(in decimal). Which one of the following is a legal program counter (all values in decimal)?

[A]400 [B] 500 [C]600 [D]700

20) ACPU has five-stages pipeline and runs at 1 GHz frequency. Instruction fetch happens in the first stage of the pipeline. A conditional branch instruction computes the target address and evaluates the condition in the third stage of the pipeline. The processor stops fetching new instructions following a conditional branch until the branch outcome is known. A program executes 109 instruction out of which 20% are conditional branches. If each instruction takes one cycle to complete on average, then total execution time of the program is

2 Marks GATE-CSE/IT-2004()

2 Marks GATE-CSE/IT-2006()

[A] 1.0 second	[B] 1.2 seconds
[C]1.4 seconds	[D]1.6 seconds

21) Consider a pipelined processor with the following four stages

IF : Instruction Fetch ID: Instruction decode and Operand Fetch EX: Execute

WB: Write Back

The IF, ID and WB stages take one clock cycle each to complete the operation. The number of clock cycles for the EX stage depends on the instruction. The ADD and SUB instructions need 1 clock cycle and the MUL instruction need 3 clock cycles in the EX stage. Operand forwarding is used in the pipelined processor What is the number of clock cycles taken to complete the following sequence of instructions?

R6. R5. R4 R6← R5- R4	
. R4, R3, R2 R4 ← R3* R2	
R2, R1, R0 R2 ← R1+R0	

[A]7 [C]10 [B]8 [D]14

- 22) Which of the following are NOT true in a pipelined processor?
  - (a) Bypassing can handle all Raw hazards (b) Register renaming can eliminate all register carried WAR hazards

(c) Control hazard penalties can be eliminated by dynamic branch prediction

[A] 1 and 2 only	(b)	(c)	(c)	[B] 1 and 3 only

2 Marks GATE-CSE/IT-2008( )

2 Marks GATE-CSE/IT-2009()

2 Marks GATE-CSE/IT-2006()

[A] 1 and 2 only	(b)	(c)	(c)	[B]1 and 3 only
[C]2 and 3 only				[D]1,2 and 3

23) Consider a 4 stage pipeline processor. The number of cycles needed by the four instructions 11, 12, 13, 14 in C1 C2 C2 C4 is shown halo

5	ages 51, 52, 55, 54	Is shown below : S1	S2	S3	S4
	11	2	1	1	1
	12	1	3	2	2
	13	2	1	1	3
	14	1	2	2	2


What is the number or cycles needed to execute the following loop ? For (i=1 to 2) { I1; I2;I3; I4;}

[B]23

[A]16 [C]28

[D]30

24) Consider an instruction pipeline with four stages (S1, S2, S3 and S4) each with combinational circuit only. The pipeline registers are required between each stage and at the end of the last stage. Delays for the stages and for the pipeline registers are as given in the figure



What is the approximate speed up of the pipeline in steady state under ideal conditions when compared to the corresponding non-pipeline implementation? 2 Marks GATE-CSE/IT-2011()

[A]4.0		[B]2.5
[C]1.1		[D]3.0

25) A micro instruction is to be designed to specify

(a) none or one of the three micro operations of one kind and

(b) none or upto six micro operations of another kind

The minimum number of bits in the micro-instruction is

2 Marks GATE-CSE/IT-1997()

[A]9 [C]8 [B] 5 [D]None of the above

# Instruction pipelining

Key Paper									
1.	в	2.	в	3.	D	4.	Α	5.	С
6.	В	7.	В	8.	С	9.	В	10.	с
11.	С	12.	В	13.	D	14.	В	15.	D
16.	Α	17.	с	18.	В	19.	С	20.	С
21.	в	22.	D	23.	в	24.	в	25.	С

## Data & Control modes

1) Consider a new instruction named branch-on-bit-set (mnemonic bbs). The instruction "bbs reg, pos, label" jumps to label if bits wide and the bits are numbered 0 to 31, bit in position 0 being the least significant. Consider the following emulation of this instruction on a processor that does not have bbs implemented. Temp reg and mask

Branch to label if temp is non-zero


The variable temp is a temporary register. For correct emulation, the variable mask must be generated by 2 Marks GATE-CSE/IT-2006()

[A] mask <-- Ox1 << pos

[B] mask <-- 0xffffffff >> pos

[C]mask <-- pos

- [D]mask <--0xf
- 2) The microinstructions stored in the control memory of a processor have a width of 26 bits. Each microinstruction is divided into three fields: a micro-operation filed of 13 bits, a next address field (X), and a MUX select field(Y). There are 8 Status bits in the inputs of the MUX.



How many bits are there in the X and Y fields, and hat is the size of the control memory in number of words?

[A]10,3,1024	[B]8,5,256
[C]5,8,2048	[D]10,3,512

3) Consider a new instruction named branch-on-bit-set (mnemonic bbs). The instruction "bbs reg, pos, label" jumps to label if bits wide and the bits are numbered 0 to 31, bit in position 0 being the least significant. Consider the following emulation of this instruction on a processor that does not have bbs implemented.  $\leftarrow$  reg and mask Temp

Branch to label if temp is non-zero

The variable temp is a temporary register. For correct emulation, the variable mask must be generated by 2 Marks GATE-CSE/IT-2006()

[A] mask	$\leftarrow Ox_1 << pos$	[B] mask	$\leftarrow$	0xffffffff >>pos
[C]mask	$\leftarrow$ pos	[D]mask	$\leftarrow$	0xf

4) Which of the following must be true for the RFE (Return from Exception) instruction on a general purpose processor.

1. It must be a trap instruction

2. It must be a privileged instruction

3. An exception can not be allowed to occur during execution of an RFE instruction 2 Marks GATE-CSE/IT-2008()

[A]1 only	[B]2 only
[C]1 and 2 only	[D]1, 2 and 3 only

5) Arrange the following configuration for CPU in decreasing order of operating speeds: Hard wired control, vertical microprogramming, horizontal microprogramming.

2 Marks GATE-CSE/IT-1999()

2 Marks GATE-CSE/IT-2004()

[A] Hard wired control, vertical micro-programming, horizontal micro- programming.

[C] horizontal micro-programming, vertical microprogramming, Hard wired control.

- [B] Hard wired control, horizontal microprogramming, vertical micro-programming.
- [D]vertical micro-programming, horizontal microprogramming, hard wired control.

# Data & Control modes

6) Which of the following is true?	1 Marks GATE-CSE/IT-1998( )
[A] Unless enabled, a CPU will not be able to process interrupts.	[B] Loop instructions cannot be interrupted till they complete.
[C]A processor checks for interrupts before executing a new instruction.	[D] Only level triggered interrupts are possible on microprocessors
7) The address space of 8086 CPU is	
	2 Marks GATE-CSE/IT-1998()
[A] One Megabyte	[B] 256 Kilobytes
[C]1 K Megabytes	[D]64 Kilobytes
8) If an instruction takes i microseconds and a page fa instruction time if on the average a page fault oc	
	2 Marks GATE-CSE/IT-1998()
[A] i + j/k	[B]i + j * k
[C]i+j / k	[D](i+j)*k
9) A micro program control unit is required to generate microinstruction, at most two control signals are ac word to generate the required control signals w	tive. Minimum number of bits required in the control
	2 Marks GATE-CSE/IT-1996( )
[A]2	[B]2.5
[C]10	[D]12
10) The performance of a pipelined processor suffers if	
· · · · · · · · · · · · · · · · · · ·	2 Marks GATE-CSE/IT-2002( )
[A] the pipeline stages have different delays	[B] consecutive instructions are dependent on each other
[C] the pipeline stages share hardware resources	[D]All of the above

# Data & Control modes

Key Paper									
1.	Α	2.	Α	3.	Α	4.	D	5.	в
6.	Α	7.	Α	8.	Α	9.	С	10.	D