

Index- Computer Organization and Architecture

<u>Sl.No.</u>	<u>Name of the Topic</u>
1.	Co Introduction
2.	Memory Interface
3.	Storage Manager
4.	Addressing Modes
5.	DMA
6.	Instruction Pipelining
7.	Data & Control Modes

CO Intro

Common Data for Q1 Q2 and Q3 is given below

Consider a machine a 2-way set associative data cache of size 64 kbytes and block size 16 bytes. The cache is managed using 32 bit virtual addressed and the page size is 4 Kbytes. A program to be run on this machine begins as follows.

```
double APR[1024][1024]
```

```
int i,j;
```

```
/* initialize array APR to 0.0*/
```

```
for (i=0; i < 1024; i++)
```

```
for (j=0; j < 1024; j++)
```

```
ARR[i][j]=0.0;
```

The size of double 8 bytes. Array APR is in memory starting at the beginning of virtual page 0x FF000 and

stored in row major order. The cache is initially empty and no pre-fetching is done. The only data memory references made by the program are those to array APR..

1) The total size of the tags in the cache directory is

2 Marks GATE-CSE/IT-2008,GATE-CSE/IT-2008,GATE-CSE/IT-2008,GATE-CSE/IT-2008()

[A] 32kbits

[B] 34kbits

[C] 64kbits

[D] 68kbits

2) Which of the following array elements has the same cache index as APR[0][0]?

2 Marks GATE-CSE/IT-2008()

[A] APR[0][4]

[B] APR[4][0]

[C] ARR[0][5]

[D] APR[5][0]

3) The cache hit ratio for this initialization loop is

2 Marks GATE-CSE/IT-2008,GATE-CSE/IT-2008()

[A] 0%

[B] 25%

[C] 50%

[D] 75%

**Common Data for Q4 and Q5 is given
below**

Consider a machine with a byte addressable main memory of 2^{16} bytes. Assume that a direct mapped data cache consisting of 32 lines of 64 bytes each is used in the system.

A 50×50 two-dimensional array of bytes is stored in the main memory starting from memory location 1100

H. Assume that the data cache is initially empty. The complete array is accessed twice. Assume that the contents of the data cache do not change in between the two accesses.

4) How many data cache misses will occur in total ?

2 Marks GATE-CSE/IT-2007()

[A] 40

[B] 50

[C] 56

[D] 59

5) Which of the following lines of the data cache will be replaced by new blocks in accessing the array

2 Marks GATE-CSE/IT-2007,GATE-CSE/IT-2007()

[A] line 4 to line 11

[B] line 4 to line 12

[C] line 0 to line 7

[D] line 0 to line 8

Common Data for Q7 and Q6 is given below

CO Intro

A CPU has a 32 KB direct mapped cache with 128-byte block size. Suppose A is a two dimensional array of size 512 x 512 with elements that occupy 8-bytes each/ Consider the following two C code segments, P1 and P2.

```
P1 : for(i=0; i < 512; i++) {
    for(j=0; j < 512; j++) {
        x+ = A[i][j];
    }
}
P2: for(i=0; i < 512; i++) {
    for(j=0; j < 512; j++) {
        {x + = A[j][i];}
    }
}
```

P1 and P2 are executed independently with the same initial state, namely, the array A is not in the cache and i, j, x are in registers.

Let the number of cache misses experienced by P1 be M_1 and that for P2 be M_2 .

6) The value of M_1 is

2 Marks GATE-CSE/IT-2006()

- [A] 0 [B] 2048
[C] 16384 [D] 262144

7) The value of the ratio M_1 / M_2 is

2 Marks GATE-CSE/IT-2006, GATE-CSE/IT-2006()

- [A] 0 [B] 1/16
[C] 1/8 [D] 16

Common Data for Q8 and Q9 is given below

Consider two cache organizations: The first one is 32 KB 2-way set associative with 32-byte block size. The second one is of the same size but direct mapped. The size of an address is 32 bits in both cases A 2-to 1 multiplexer has latency of 0.6ns while a k-bit comparator has a latency of $k/10$ -ns. The hit latency of the set associative organization is h_1 while that of the direct mapped one is h_2 .

8) The value of h_1 is

2 Marks GATE-CSE/IT-2006, GATE-CSE/IT-2006()

- [A] 2.4ns [B] 2.3ns
[C] 1.8ns [D] 1.7ns

9) The value of h_2 is

2 Marks GATE-CSE/IT-2006()

- [A] 2.4ns [B] 2.3ns
[C] 1.8ns [D] 1.7ns

Common Data for Q10 and Q11 is given below

Consider two cache organizations: The first one is 32 KB 2-way set associative with 32-byte block size. The second one is of the same size but direct mapped. The size of an address is 32 bits in both cases A 2-to 1 multiplexer has latency of 0.6ns while a k-bit comparator has a latency of $k/1$ -ns. The hit latency of the set associative organization is h_1 while that of the direct mapped one is h_2 .

10) The value of h_1 is

2 Marks GATE-CSE/IT-2006()

- [A] 2.4ns [B] 2.3ns
[C] 1.8ns [D] 1.7ns

11) The value of h_2 is

2 Marks GATE-CSE/IT-2006()

- [A] 2.4ns [B] 2.3ns
[C] 1.8ns [D] 1.7ns

12) Consider a small two-way set-associative cache memory, consisting of four blocks. For choosing the block to be replaced, use the least recently used (LRU) scheme. The number of cache misses for the following sequence of block addresses is 8, 12, 0, 12, 8

CO Intro

Key Paper

1.	D	2.	B	3.	C	4.	A	5.	C
6.	C	7.	B	8.	A	9.	B	10.	A
11.	B	12.	C	13.	C	14.	A	15.	D
16.	C	17.	C	18.	A	19.	D	20.	D
21.	A	22.	C	23.	C	24.	D	25.	B
26.	C	27.	B	28.	D	29.	A	30.	D
31.	D	32.	D	33.	A				

Memory interface

[C] I/O protection is ensured during system configuration

[D] I/O protection is not possible

10) A low memory can be connected to 8085 by using

1 Marks GATE-CSE/IT-2001()

[A] INTER

[B] \overline{RESET} \overline{IN}

[C] HOLD

[D] READY

11) Normally user programs are prevented from handling I/O directly by I/O instructions in them. For CPU having explicit I/O instructions, such I/O protection is ensured by having the I/O instructions privileged. In a CPU with memory mapped I/O, there is no explicit I/O instruction. Which one of the following is true for a CPU with memory mapped I/O?

1 Marks GATE-CSE/IT-2005()

[A] I/O protection is ensured by operating system routine(s)

[B] I/O protection is ensured by a hardware trap

[C] I/O protection is ensured during system configuration

[D] I/O protection is not possible

Memory interface

Key Paper

1.	D	2.	D	3.	C	4.	B	5.	C
6.	B	7.	B	8.	A	9.	A	10.	D
11.	A								

Storage manager

10) Consider a disk pack with 16 surface, 128 tracks per surface and 256 sectors per track. 512 bytes of data are stored in a bit serial manner in a sector. The capacity of the disk pack and the number of bits required to specify a particular sector in the disk are respectively

1 Marks GATE-CSE/IT-2007()

[A] 256 Mbyte, 19 bits

[B] 256 Mbyte, 28 bits

[C] 512 Mbyte, 20 bits

[D] 64 Gbyte, 28 bits

11) For a magnetic disk with concentric circular tracks, the latency is not linearly proportional to the seek distance due to

2 Marks GATE-CSE/IT-2008()

[A] non-uniform distribution of requests

[B] arm starting and stopping inertia

[C] higher capacity of tracks on the periphery of the platter

[D] use of unfair arm scheduling policies.

Storage manager

Key Paper

1.	C	2.	C	3.	A	4.	B	5.	B
6.	A	7.	C	8.	B	9.	B	10.	A
11.	C								

Addressing modes

- 1) Which of the following addressing modes are suitable for program relocation at run time ?
1. Absolute addressing
 2. Based addressing
 3. Relative addressing
 4. Indirect addressing

2 Marks GATE-CSE/IT-2004()

[A] 1 and 4

[B] 1 and 2

[C] 2 and 3

[D] 1, 2 and 4

- 2) consider a three word machine instruction

ADD A[R0], @B

The first operand (destination) "A [R0]" uses indexed addressing mode with R0 as the index register. The second operand (source) "@B" uses indirect addressing mode. A and B are memory address residing at the second and the third words, respectively. The first word of the instruction specifies the opcode, the index register designation and the source and destination addressing modes. During execution of ADD instruction, the two operands are added and stored in the destination (first operand).

The number of memory cycles needed during the execution cycle of the instruction is

2 Marks GATE-CSE/IT-2005()

[A] 3

[B] 4

[C] 5

[D] 6

- 3) Match List-I with List-II and select the correct answer using the codes given below the lists :

LIST -I

A. A[1]=B[J];

B. While[*A++];

C. intemp = *x;

Codes :

A

B

C

LIST-II

1. Indirect addressing

2. Indexed addressing

3. Auto increment

2 Marks GATE-CSE/IT-2005()

[A] 3

2

1

[B] 1

3

2

[C] 2

3

1

[D] 1

2

3

- 4) Which of the following is/are true of the auto increment addressing mode ?

1. It is useful in creating self relocating code

2. If it is included in an Instruction Set Architecture, then an additional ALU is required for effective address calculation.

3. The amount of increment depends on the size of the data item accessed.

2 Marks GATE-CSE/IT-2008()

[A] 1 only

[B] 2 only

[C] 3 only

[D] 2 and 3 only

- 5) consider a three word machine instruction

ADD A[R0], @B

The first operand (destination) "A [R0]" uses indexed addressing mode with R0 as the index register. The second operand (source) "@B" uses indirect addressing mode. A and B are memory address residing at the second and the third words, respectively. The first word of the instruction specifies the opcode, the index register designation and the source and destination addressing modes. During execution of ADD instruction, the two operands are added and stored in the destination (first operand).

The number of memory cycles needed during the execution cycle of the instruction is

2 Marks GATE-CSE/IT-2005()

[A] 3

[B] 4

[C] 5

[D] 6

- 6) Match List-I with List-II and select the correct answer using the codes given below the lists

LIST -I

A. A[1]=B[J];

B. While[*A++];

C. intemp = *x;

LIST-II

1. Indirect addressing

2. Indexed addressing

3. Autoincrement

2 Marks GATE-CSE/IT-2005()

[A] A-3

B- 2

C-1

[B] A- 1

B- 3

C-2

[C] A- 2

B- 3

C-1

[D] A- 1

B- 2

C-3

Addressing modes

7) Which of the following is/are true of the auto increment addressing mode ?

1. It is useful in creating self relocating code
2. If it is included in an Instruction Set Architecture, then an additional ALU is required for effective address calculation.
3. The amount of increment depends on the size of the data item accessed.

2 Marks GATE-CSE/IT-2008()

[A] 1 only

[B] 2 only

[C] 3 only

[D] 2 and 3 only

8) In the absolute addressing mode

1 Marks GATE-CSE/IT-2002()

[A] the operand is inside the instruction

[B] the address of the operand is inside the instruction

[C] The register containing the address of the operand is specified inside the instruction

[D] the location of the operand is implicit

9) The main differences(s) between a CSIC and A RISC processor is/are that a RISC processor typically

2 Marks GATE-CSE/IT-1999()

[A] has fewer instructions

[B] has fewer addressing modes

[C] has more registers

[D] is easier to implement using hard-wired control logic

10) A certain processor supports only the immediate and the direct addressing modes. Which of the following programming language features cannot be implemented on this processor?

2 Marks GATE-CSE/IT-1999()

[A] Pointers

[B] Pointers

[C] Records

[D] Recursive procedures with local variable

11) Which of the following addressing modes permits relocation without any change whatsoever in the code?

1 Marks GATE-CSE/IT-1998()

[A] Indirect addressing

[B] Indexed addressing

[C] Base register addressing

[D] PC relative addressing

12) Relative mode of addressing is most relevant to writing

1 Marks GATE-CSE/IT-1996()

[A] coroutines

[B] position - independent code

[C] shareable code

[D] interrupt handlers

13) A device employing INTR line for device interrupt puts the CALL instruction on the data bus while

1 Marks GATE-CSE/IT-2002()

[A] \overline{INTA} is active

[B] HOLD is active

[C] READY is active

[D] None of the above

Addressing modes

Key Paper

1.	C	2.	D	3.	C	4.	C	5.	D
6.	C	7.	C	8.	B	9.	A	10.	A
11.	C	12.	B	13.	A				

DMA

- 9) The use of multiple register windows with overlap causes a reduction in the number of memory accesses for
1. function locals and parameters
 2. register saves and restores
 3. instruction fetches

2 Marks GATE-CSE/IT-2008()

[A] 1 only

[B] 2 only

[C] 3 only

[D] 1, 2 and 3

- 10) The correct matching for the following pairs is

(A) DMA I/O

(1) High speed RAM

(B) Cache

(2) Disk

(C) Interrupt I/O

(3) Printer

(D) Condition Code Register

(4) ALU

2 Marks GATE-CSE/IT-1997()

[A] A - 4 B - 3 C - 1 D - 2

[B] A - 2 B - 1 C - 3 D - 4

[C] A - 4 B - 3 C - 2 D - 1

[D] A - 2 B - 3 C - 4 D - 1

DMA

Key Paper

1.	D	2.	B	3.	B	4.	A	5.	C
6.	D	7.	C	8.	B	9.	A	10.	B

Instruction pipelining

Common Data for Q1 and Q2 is given below

Delayed branching can help in the handling of control hazardous

- 1) For all delayed conditional branch instructions, irrespective of whether the condition evaluates to true or false, A 2 Marks GATE-CSE/IT-2008()

- [A] the instruction following the conditional branch instruction in memory is executed [B] the first instruction in the fall through path is executed
[C] the first instruction in the taken path is executed. [D] the branch takes longer to execute than any other instruction

- 2) The following code is to run on a pipelined processor with one branch delay slot

11: ADDR2 \leftarrow R7 + R8
12: SUB R4 \leftarrow R5 - R5x
13 : AD R1 \leftarrow R2 + R3
14 : STORE Memory [R4] \leftarrow R1
BRANCH to Label if R1 = 0

Which of the instruction 11, 12, 13 or 14 can legitimately occupy the delay slot without any other program modification ?

2 Marks GATE-CSE/IT-2008,GATE-CSE/IT-2008()

- [A] 11 [B] 12
[C] 13 [D] 14

Common Data for Q4 Q3 and Q5 is given below

Instruction	Operation	Instruction size (no. of words)
MOV R1, (3000)	$R1 \leftarrow M[3000]$	2
LOOP:		
MOV R2, R1	$R2 \leftarrow M[R3]$	1
ADD R2, R1	$R2 \leftarrow R1 + R2$	1
MOV (R3), R2	$M[R3] \leftarrow R2$	1
INC R3	$R3 \leftarrow R3 + 1$	1
DEC R1	$R1 \leftarrow R1 - 1$	1
BNZ LOOP	Branch on not zero	2
HALT	Stop	

Assume that the content of memory location 3000 is 10 and the content of the register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 100. All the numbers are in decimal.

- 3) Assume that the memory is word addressable. The number of memory references for accessing the data in executing the program completely is

2 Marks GATE-CSE/IT-2007,GATE-CSE/IT-2007,GATE-CSE/IT-2007()

- [A] 10 [B] 11
[C] 20 [D] 21

- 4) Assume that the memory is word addressable. After the execution of this program, the content of memory location 2010 is

2 Marks GATE-CSE/IT-2007,GATE-CSE/IT-2007()

- [A] 100 [B] 101
[C] 102 [D] 110

- 5) Assume that the memory is byte addressable and the word size is 32 bits. If an interrupt occur during the execution of the instruction "INC R3", what return address will be pushed on to the stack ?

2 Marks GATE-CSE/IT-2007()

- [A] 1005 [B] 1020
[C] 1024 [D] 1040

Common Data for Q6 and Q7 is given below

Instruction pipelining

2 Marks GATE-CSE/IT-1997()

[A]9
[C]8

[B] 5
[D]None of the above

Instruction pipelining

Key Paper

1.	B	2.	B	3.	D	4.	A	5.	C
6.	B	7.	B	8.	C	9.	B	10.	C
11.	C	12.	B	13.	D	14.	B	15.	D
16.	A	17.	C	18.	B	19.	C	20.	C
21.	B	22.	D	23.	B	24.	B	25.	C

Data & Control modes

6) Which of the following is true?

1 Marks GATE-CSE/IT-1998()

[A] Unless enabled, a CPU will not be able to process interrupts.

[B] Loop instructions cannot be interrupted till they complete.

[C] A processor checks for interrupts before executing a new instruction.

[D] Only level triggered interrupts are possible on microprocessors

7) The address space of 8086 CPU is

2 Marks GATE-CSE/IT-1998()

[A] One Megabyte

[B] 256 Kilobytes

[C] 1 K Megabytes

[D] 64 Kilobytes

8) If an instruction takes i microseconds and a page fault takes an additional j microseconds, the effective instruction time if on the average a page fault occurs every k instruction is:

2 Marks GATE-CSE/IT-1998()

[A] $i + j/k$

[B] $i + j * k$

[C] $i+j/k$

[D] $(i+j)*k$

9) A micro program control unit is required to generate a total of 25 control signals. Assume that during any microinstruction, at most two control signals are active. Minimum number of bits required in the control word to generate the required control signals will be

2 Marks GATE-CSE/IT-1996()

[A] 2

[B] 2.5

[C] 10

[D] 12

10) The performance of a pipelined processor suffers if

2 Marks GATE-CSE/IT-2002()

[A] the pipeline stages have different delays

[B] consecutive instructions are dependent on each other

[C] the pipeline stages share hardware resources

[D] All of the above

Data & Control modes

Key Paper

1.	A	2.	A	3.	A	4.	D	5.	B
6.	A	7.	A	8.	A	9.	C	10.	D